

# Design and Implementation of an Efficient Content Addressable Memory Using Early-Predict Scheme

B.Praveen Raja <sup>1</sup>, A.Gangadhar <sup>2</sup>, K.Babulu <sup>3</sup>

<sup>1</sup> Student of ECE, JNTUK-UCEV

<sup>2</sup> Assistant Professor of ECE, JNTUK-UCEV

<sup>3</sup> Professor of ECE, JNTUK-UCEK

## ABSTRACT

Content-addressable memory (CAM) is a special type of memory which can do search operation in a single clock cycle and it is a hardware for parallel lookup/search. The parallel search scheme promises a high-speed search operation but at the cost of high power consumption. This paper presents a novel Early-Predict Scheme to design a high performance Content Addressable Memory with lower power consumption and high speed as compare to other existing CAMs. First technique is NOR-type and NAND-type Precharge techniques CAMs are suitable for high-search-speed and low-power consumption application respectively. Second technique is Precharge-Free technique CAMs are suitable for low-power consumption application. The Early-Predict Scheme CAMs are suitable for both high-search-speed and low-power consumption application. The experimental results show that upto 74.40% power savings can be obtained and 52.56% Speed increased as compared to conventional CAM design.

**Index Terms**—Content-addressable memory(CAM), high-speed search, low power, NAND-type Precharge, NOR-type Precharge, Prechargefree, Early-predict.

## 1. INTRODUCTION

Content Addressable Memory (CAM) compares the input search data against a stored data and returns the address of matched data. Due to parallel operation the throughput is obtained in one clock cycle which makes it faster [5]. However CAM can consume more power, because the matched line on the CAM's output consists of large parasitic capacitance, due to which large charge power is been consumed [18]. It has wide applications like Computer network device, data compression, database management and disk caching, pattern and image recognition. The parallel search scheme of the CAM activates a large number of circuits during the search operation and therefore needs more power [1], [6]. Designing a low power CAM for a large number of bits of a word without degrading its function (high-speed search) is a challenging task.

## 2. CONTENT-ADDRESSABLE MEMORY

CAM contains memory elements, usually built with 6T SRAM cell and the circuit is compare search bit with the store bit.

## 3. NOR-type and NAND-type Precharge Technique CAMs

NOR-type and NAND-type Precharge Technique CAMs [23] are widely used in most of the designs. Fig.1 (a) and (b) shows the NOR-type and NAND-type Precharge technique CAMs respectively. In these CAMs the matchline MLs are precharged. For every precharge cycle, the ML will be precharged. If all the bits in a word match with the search bits then ML will hold its precharged value. In the case of mismatch of the bit or bits, a pull-down path through the mismatched CAM cell is formed for the ML to drain its precharged value.

CAM has many existing methods in that NOR-type precharge technique have high search speed but it have high power consumption and NAND-type precharge technique have low power consumption but its performance is very low as compared to NOR match line. So the disadvantage of NOR type CAM is high power consumption and disadvantage of NAND type CAM is search data speed is high.




Fig.1. (a) NOR-type Precharge CAM.




Fig.1. (b) NAND-type Precharge CAM.

#### 4. CAM WITH PRECHARGE-FREE TECHNIQUE

The gate of one NMOS transistor is connected to search bit SL, and its source is connected to stored bit D of its SRAM cell. Another gate of one NMOS transistor is connected to complementary of search bit SL, and its source is connected with complementary stored bit  $\bar{D}$  of its SRAM cell. CAM architecture i.e. free from all disadvantages of above, which are present in the existing CAMs. In the Precharge-free CAM, as shown in Fig. 2, 8T CAM cells form the basic building block. This is similar to the NAND-type ML, except that the pass transistor is excluded. If the search bit matches with the stored bit, then ML will get charge either from D or  $\bar{D}$ ; else ML will be isolated from both D and  $\bar{D}$ .




Fig.2. CAM with Precharge-Free technique.

#### 4.1. OPERATION

If the control bit (CB) is set to logic zero and all the pull-down transistors in cut off region, the CB and the pull-down MOS transistors  $M_{D0}$ – $M_{DN-1}$  together serve the purpose of resetting the ML segments between two successive searches. If the first bit of a word in the CAM matches the first search bit,  $M_{L0}$  goes high and it drives  $M_0$  into saturation region to charge  $SML_0$ . When  $SML_0$  charges,  $M_1$  turns into saturation region. Similarly, if the second bit also matches, then  $SML_1$  charges and  $M_2$  attains saturation. If all the bits in the stored word match with the bits in the search word, then the Match-Line becomes high. In this case let us say, the second bit mismatches with the stored bit, then  $SML_1$  will not charge and  $M_2$  remains in the cut off region. Thus  $SML_1$  doesn't precharge and  $M_2$  remains in cut off region. Due to this, the Match-Line is discharged to 0 [23].

#### 5. CAM WITH EARLY PREDICT TECHNIQUE

Two pairs of nMOS are connected in series with the SRAM cell such that the gates of one pair of nMOS are connected to the stored bit (D) and the complement of search bit ( $\overline{SL}$ ) and the gates of another pair of nMOS are connected to the complement of stored bit ( $\overline{D}$ ) and search bit (SL). In the novel CAM, as shown in Fig. 3, 6T CAM cells form the basic building block. This is similar to the NOR-type Precharge CAM, except that the Precharge controller is excluded.




Fig.3. CAM with Early-Predict Scheme.


### 5.1. OPERATION

In novel CAM, content addressable memory precharges all the MLs ( $ML_1$  to  $ML_m$ ). When Pre signal is low and evaluates match/miss of the search data. When Pre goes high for every precharge cycle, the ML will be precharged. If all the bits in a word match with the search bits then ML will hold its precharged value. In the case of mismatch of the bit or bits, a pull-down path through the mismatched CAM cell is formed for the MLs drain their charge denote zero. This reduces the voltage swing of the mismatching MLs to improve the CAM performance. It is unnecessary to charge them mismatching MLs to full swing level, since those MLs had been discharged in the evaluation phase. Unlike conventional CAM architectures, which during the precharge phase simply charge the MLs, the novel CAM also predicts the MLs that would mismatch early in the precharge phase.

All MLs are precharged through a precharge controller as showed in fig.3. The Early-Predict CAM design dynamically varies the precharge time, so as to stop precharging of the mismatching MLs to full level. Pre is a fixed precharge signal and CPre is a dynamically varying precharge signal. If the search data mismatches with the word connected to ML, a path between the nodes ML and  $ML_p$  is created. When the MLs start to precharge, node  $ML_p$  gets charge through the mismatching XOR circuit of the CAM cell from the node ML. As node  $ML_p$  reaches to threshold value which is connected in parallel to nMOS in the OR gate, CPre starts rising to halt ML from getting further charge.

### 6. SIMULATION RESULTS

The CAM with Precharge-free technique and Early-Predict scheme CAM design are implemented using Tanner tool 16.0 version software tool, 0.13 $\mu$ m CMOS technology is used. The power consumption and speed of operation of the NOR-type Precharge, NAND-type Precharge CAMs, Prechagre-Free CAM and Early Predict scheme CAM designs are compared.



Fig

4.1(a) Circuit schematic of Conventional CAM with comparison and storage parts.

Figure 4.1(a) shows the Schematic of 4-bit Conventional CAM. Here four CAM cells are connected in series. Each CAM cell has comparison logic and storage parts.




Fig 4.1(b) Speed analysis of Conventional CAM.

Figure 4.1(b) shows the Conventional CAM, Speed analysis. The speed obtained is 2.47 Seconds.




Fig 4.1(c) Power analysis of Conventional CAM.

The figure 4.1(c) shows the power analysis of conventional CAM. The power consumption obtained is 508  $\mu$ W.




Fig 4.2(a) Circuit schematic of NOR-type Precharge CAM with comparison and storage parts.

Figure 4.2(a) shows the Schematic of 4-bit NOR-type Precharge technique CAM. Here four CAM cells are connected in series. Each CAM cell has comparison logic and storage parts.




Fig 4.2(b) Power analysis of NOR-type Precharge CAM.

The figure 4.2(b) shows the power analysis of NOR-type Precharge CAM, which is used to compare the power reduced value to that of various implemented power reduction techniques. Here the power consumption obtained is  $271\mu\text{W}$ .




Fig 4.2(c) Speed analysis of NOR-type Precharge CAM.

Figure 4.2(c) shows the Speed analysis of NOR-type Precharge CAM. The speed obtained is 1.04 Seconds.




Figure 4.3(a) shows the Schematic of 4-bit NAND-type Precharge technique CAM. Here four CAM cells are connected in series. Each CAM cell has comparison logic and storage parts.




Fig 4.3(b) Power analysis of NAND-type Precharge CAM.



The figure 4.3(b) shows the power analysis of NAND-type Precharge CAM, which is used to compare the power reduced value to that of various implemented power reduction techniques. Here the power consumption obtained is  $144\mu\text{W}$ .




Fig 4.3(c) Speed analysis of NAND-type Precharge CAM.

Figure 4.3(c) shows the NAND-type Precharge CAM, Speed analysis. The speed obtained is 1.65 Seconds.




Fig 4.4(a) Circuit schematic of Precharge-free CAM with comparison and storage parts.

Figure 4.4(a) shows the Schematic of 4-bit CAM with Precharge-Free technique. Here four CAM cells are connected in series. Each CAM cell has comparison logic and storage parts.




Fig 4.4(b) Power analysis of Precharge-free CAM.

The figure 4.4(b) shows the power analysis of Precharge-Free CAM, which is used to compare the power reduced value to that of various implemented power reduction techniques. Here the power consumption obtained is  $144\mu\text{W}$ .




Fig 4.4(c) Speed analysis of Precharge-free CAM.

Figure 4.4(c) shows the Precharge-Free CAM, Speed analysis. The speed obtained is 1.42 Seconds.




Fig 4.5(a) Circuit schematic of Early Predict(Novel) CAM with comparison and storage parts.

Figure 4.5(a) shows the Schematic of 4-bit CAM with Early Predict Scheme. Here four CAM cells are connected in series. Each CAM cell has comparison logic and storage parts. Here Precharge controller is control the power.




Fig 4.5(b) Power analysis of Early Predict Scheme (Novel) CAM.

The figure 4.4(b) shows the power analysis of Early Predict scheme (Novel) CAM, which is used to compare the power reduced value to that of various implemented power reduction techniques and Precharge-Free Technique. Here the power consumption obtained is 130uW.




Fig 4.5(c). Speed analysis of Early Predict scheme (Novel) CAM.

Figure 4.5(c) shows the analysis of Early Predict scheme (Novel) CAM. The speed obtained is 1.18 Seconds.

## 7. TABLE.I

## Performance Comparisons of various CAM Techniques

	Power( $\mu$ watts)	Speed(sec)	Power reduced compare to CAM	Speed increased compare to CAM
Conventional CAM	508	2.87		
NOR-type Precharge technique CAM	271	1.04	46.65%	57.89%
NAND-type Precharge technique CAM	156	1.65	69.29%	33.19%
Precharge-free technique CAM	144	1.45	71.65%	41.29%
Early Predict scheme (novel) CAM	130	1.18	74.40%	52.26%

**8.CONCLUSION**

An energy efficient content addressable Memory design is proposed in this paper. The reduction of high power consumption and search delay which are the limiting factors of CAMs has been achieved by Early predict scheme which is implemented in 0.18  $\mu$ m CMOS technology. The Early Predict scheme is designed in which power is reduced up to 74.40% and increased speed up to 52.26% compared to Conventional CAM.

**9.REFERENCES**

- [1] K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory(CAM) circuits and architectures: A tutorial and survey," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 712–727, Mar. 2006.
- [2] S. I. Ali and M. S. Islam, "A match-line dynamic energy reduction technique for high-speed ternary CAM using dual feedback sense amplifier," Microelectron. J., vol. 45, no. 1, pp. 95–101, Jan. 2014. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0026269213002462>.
- [3] H. Jarollahi, V. Gripon, N. Onizawa, and W. J. Gross, "Algorithm and architecture for a low-power content-addressable memory based on sparse clustered networks," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 4, pp. 642–653, Apr. 2015.
- [4] H. Miyatake, M. Tanaka, and Y. Mori, "A design for high-speed lowpower CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 956–968, Jun. 2001.
- [5] S.-J. Ruan, C.-Y. Wu, and J.-Y. Hsieh, "Low power design of precomputation-based content-addressable memory," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 3, pp. 331–335, Mar. 2008.
- [6] H.-Y. Li, C.-C. Chen, J.-S. Wang, and C. Yeh, "An AND-type matchline scheme for high-performance energy-efficient content addressable memories," IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1108–1119, May 2006.
- [7] C. A. Zukowski and W. Shao-Yi, "Use of selective precharge for low-power content-addressable memories," IEEE International Symposium on Circuits and Systems (ISCAS), vol. 3, pp. 1788–1791, 1997.
- [8] I. Arsovski, et al., "A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE Journal of Solid-State Circuits, vol. 38, pp. 155–158, 2003.
- [9] K. Pagiamtzis and A. Sheikholeslami, "A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme," IEEE Journal of Solid-State Circuits, vol. 39, pp. 1512–1519, 2004.
- [10] I. Arsovski and A. Sheikholeslami, "A mismatch dependent power allocation technique for match-line sensing in content-addressable memories," IEEE Journal of Solid-State Circuits, vol. 38, pp. 1958–1966, 2003.



- 
- [11] S. Baeg, "Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 55, pp. 1485-1494, 2008
  - [12] Yen-jen Chang and Yuan-Hong Liao, "Hybride-Type CAM Design for both Power and Performance Efficiency" *IEEE transactions on Very large scale integration (vlsi) systems*, vol. 16, no. 8, August 2008
  - [13] Nitin Mohan and Wilson Fung "A Low -Power CAM with Positive-Feedback Match-Line Sense Amplifiers" *IEEE transactions on Circuits and Systems*, vol.53, no. 3, march 2009
  - [14] Byung-Do Yang, Si-Woo Sung and Jae-Mun Oh "A Low Power Content Addressable Memory Using Low Swing Search Lines" *IEEE transactions on Circuits and Systems*, vol. 58 no. 12, December 2011
  - [15] Anh-Tuan Do, Shoushun Chen, Zhi-Hui Kong, and Kiat Seng Yeo "A high speed low power cam with a parity bit and power-gated ml sensing" *IEEE transactions on very large scale integration (vlsi) systems*, vol. 21, no.1, January, 2013
  - [16] S. K. Maurya and L. T. Clark, "A dynamic longest prefix matching content addressable memory for IP routing," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 6, pp. 963-972, Jun. 2011.
  - [17] A.-T. Do, S. Chen, Z.-H. Kong, and K. S. Yeo, "A high speed low power CAM with a parity bit and power-gated ML sensing," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 1, pp. 151-156, Jan. 2013.
  - [18] V. M. Zackriya and H. M. Kittur, "Selective match-line energizer content addressable memory (SMLE-CAM)," *Int. J. Appl. Eng. Res.*, vol.8, no. 19, 2013.
  - [19] A. Gangadhar, R. Raga Sirisha and K. Babul, "Implementation of Content addressable memory with high speed and low power consumption" 2015 Conference on Power, Control, Communication and Computational Technologies for Sustainable Growth (PCCCTSG) December 11<sup>th</sup> and 12<sup>th</sup>, 2015, Kurnool, Andhra Pradesh, India.
  - [20] A. Gangadhar and K. Babul, "Design of High speed Low power content Addressable memory using Power Gated Technique" is presented in national conference on Emerging trends in information Digital & Embedded system NC e-TIDES- 5 28<sup>th</sup> feb-2015 at AITS, RAJAMPET.
  - [21] A. Gangadhar and K. Babul, "Implementation of Efficient Content Addressable Memory Using Low Swing Scheme" is presented in national conference on VSPICE2K15, JNTUK UCEV 6<sup>th</sup> and 7<sup>th</sup> NOV 2015 Kakinada.
  - [22] Gangadhar Akurathi, Suneel kumar Guntuku and K. Babul, "Design and implementation of efficient ternary Content Addressable Memory" is published on International Journal on Cybernetics & Informatics (IJCI) Vol. 5, No. 4, August 2016.
  - [23] M. Zackriya V. And H. M. Kittur, "Precharge-Free, Low-Power Content-Addressable Memory," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. PP, no. 99, pp. 1-8, doi:10.1109/TVLSI.2016.2518219.